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Abstract 
The assembly of practical field-effect transistors (FET) using nanowire (NWs) inks, 
processed at low temperature, offer enormous potential for numerous low power applications 
envisioned for the 'Internet of Things', including power management sensor circuits, and 
electronics for in-vivo bio-implants. Such low temperature assembly however, yields 
substantial contact potential barriers, with limited capacity for high current applications. The 
Schottky effect in a specific FET configuration is utilised to provide much enhanced power 
efficiencies, with low saturation voltages (~1V) obtained with relatively thick, 230nm SiO2 
dielectrics. These source-gated transistors (SGTs) are based on solution deposited silicon NW 
arrays. A range of metal electrode work functions are investigated as source-drain contacts, 
and SGT operation is realised only in structures with high source contact barriers. Such 
devices show early drain current pinch-off, abrupt and flat saturation weakly dependent on 
the gate voltage. Drain current modulation is achieved via the gate-field acting on the source 
barrier. Activation energy measurements reveal gate-induced source barrier lowering of 
~3eV/V. Numerical simulations show excellent correlation with experimental data. These 
features, coupled with extremely flat saturation characteristics are ideal for a range of low 
power applications, including wearable electronics and autonomous systems. 
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1.0 Introduction 
The fabrication of low power electronic circuits using solution based manufacturing 
processes will benefit a range of disruptive technologies, such as those envisioned for the 
‘Internet of Things’. This is especially true for applications that may need to derive power 
from a finite energy reservoir and/or the surroundings, including power management circuits 
for self-powered autonomous sensors [1-3], biomedical implants [3-6] and analogue circuits, 
such as voltage amplifiers [5, 7].  To address the issue of supplying energy to such systems, 
various strategies now exist, for energy harvesting via various mechanisms including 
photovoltaic effect, piezoelectric, pyroelectric and others[8-10]. The development of energy 
efficient basic building blocks like low current field-effect transistors (FETs) that can be 
fabricated using low-cost large-area manufacturing processes will also enhance the appeal of 
such applications. The cost of assembling such transistors has been drastically reduced with 
the development of solution processable semiconductors like -conjugated molecules [11-
13], single wall carbon nanotube (SWCNTs) [14, 15], sol-gel deposited metal oxide thin-
films [16, 17] and nanowires (NWs) [18-22]. Amongst these, single crystalline 
semiconducting NWs offer an ideal platform, owing to their unique size; well defined 
semiconductor properties, mechanical flexibility and the clear separation that exists between 
material synthesis and device assembly stages [19, 22-25]. With this concept in mind, direct 
deposition of metallic electrodes onto NWs generally represents the simplest way of defining 
transistor source and drain (s/d) contacts [22, 26]. However, such contacts normally yield 
substantial injection barriers [27], making them unlikely candidates for nanodevice systems 
delivering high current outputs [28, 29]. Consequently, devices with substantial contact 
barriers are discarded by many research groups as they do not produce high currents or very 
fast circuits [30]. Many low-cost applications however, do not demand particularly fast 
switching speeds. Instead, consistency in transistor performance, coupled with significantly 
improved power efficiency will likely take precedence [31].  
The present work demonstrates the assembly of power- efficient, low-temperature assembled 
source-gated transistors (SGTs) using Si NW arrays.  SGTs normally show much lower 
output currents, compared to classical FETs and demonstrate other desirable attributes for 
many low power applications including extremely low saturation voltages; abrupt and 
extremely flat drain current-voltage saturation (IDSAT-VDSAT), weakly dependent on the 
applied gate voltage (VG), stable saturated currents with prolonged bias stress and large 
intrinsic gains [31, 32]. In our SGT devices, high quality, well orientated Si NW arrays were 
realised by spray coating solvent suspended NWs at room temperature onto device substrates. 
A range of metal electrodes with varying work functions were subsequently patterned on top 
of the NW-arrays to define device channels and to realise practical Schottky s/d contacts, 
essential for successful SGT operation [33]. The fabricated devices employed bottom-gate 
(BG) transistor geometries and afforded significant gate-source overlap to necessitate source 
barrier manipulation by the gate-field [31, 34-36]. The SGT theory is seldom applied to NW 
FETs, even though the effect is sometimes observed in the literature [20, 37]. The NW SGTs 
have been assessed and a comparison has been made with an identical short channel NW 
device with a low source contact barrier. Experimental data reveal fundamentally different 
transport characteristics between the different device types. For the NW SGTs, a very early 
saturation voltage is realised close to -1V (VD), with exceptionally low dependence on the 
applied VG. The saturation characteristics of the reference conventional FET device mostly 
laid beyond the measurement voltage range (up to -20V (VD)). As a direct consequence of the 
early source pinch-off in the NW SGTs, the change in VDSAT with VG in the NW SGTs can be 
up to 37 times lower than the reference device. Device parameters, including effective barrier 
heights and the barrier lowering induced by the gate field are also discussed. Finally, 
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numerical simulations based on a 2D thin-film approximation of the fabricated structures also 
demonstrate very good correlation with the measured data.  
2.0 Source-gated transistor operation  
We have previously described the SGT operation in traditional thin-film semiconducting 
devices based on amorphous and polycrystalline silicon (α-Si and poli-Si, respectively) [31-
33, 38]. In this work, we show that the SGT concept can be extended to include transistors 
incorporating multiple Si NWs. The schematics showing the SGT structure under various 
biasing conditions, along with a simplified energy band diagram describing the gate-source 
barrier lowering effect can be found in Figure 1. The device resembles a staggered electrode 
transistor (Figure 1a-1c) [31, 35, 36]. The most important part of the structure is the 
sandwiched semiconductor layer between the dielectric and the s/d contacts. Unlike 
conventional FETs, SGTs incorporate a Schottky diode at the source, operating in reverse 
bias mode. This feature of the device ensures that carrier injection from the source is mainly 
controlled by the source contact and not by the channel conductivity, as in conventional FETs 
[31, 36]. In Table S1 (supporting information) we briefly summarise key differences between 
FET and SGT device operation. 
 
Figure 1 a-b) Schematic of the source-gated transistor structure. A sandwiched metal-
semiconductor-insulator-gate design is realised at the source end of the channel. b) 
Representation of the structure under bias at source pinch-off for VG ≥ VT and at VD=Vpinch.  
c) Representation of the depletion profile under varying biasing conditions. The reverse bias 
Schottky diode at the source ensures that the source end pinches off first. I1 and I2 represent 
the different current paths, resulting in the measured drain current ID (= IT). d) Simplified 
energy band diagram of the gate-source barrier lowering effect. Fbh = barrier height under 
zero bias conditions, ϕbh1 and ϕbh2 denotes effective barrier heights for VG ≥ VT and VD ≥ 
Vpinch.  
 
A common gate is also present beneath the dielectric layer and affords modulation of the 
channel conductance as well as sandwiched section of the semiconductor beneath the source 
electrode [31, 33, 36]. During device operation, increasing the drain voltage (VD) gradually 
extends the depletion region beneath the source electrode towards the dielectric interface. A 
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fully depleted semiconductor layer is thus realised when the source end of the channel is 
pinched-off at VD=Vpinch (Figure 1b). Due to the reverse bias source Schottky diode, the 
required voltage to achieve the pinch-off is considerably smaller than the pinch-off voltage 
for a conventional FET. The saturation voltage VDSAT for a SGT can be described by treating 
the depleted source as a dielectric, capacitively coupled to the gate insulator (Eq. 1)[33]. 
 
      =
   [      ]
         
           (1) 
 
 
where VDSAT is the saturation voltage, equal to the pinch-off voltage (=Vpinch); Cox and Cdep 
represents the capacitance (per unit area or unit length) of the gate insulator and the depleted 
semiconductor, respectively; VG is the gate voltage and VT is the threshold voltage. Thick 
active layers will normally lead to very large initial VDSAT values, since higher VD will be 
required to fully deplete the portion of semiconductor closest to the source edge. The currents 
I1 and I2 (the sum of which equals IT) in Figure 1b show the dominant current paths 
associated with the low- and high-field modes of SGT operation [39]. The former typically 
dominates in structures with long source electrodes, deposited on thick semiconductor layers 
[38, 39]. 
Note that the depleted portion of the semiconductor is still able to acquire charge with 
increasing VG above VT (ΔVG). As we show in Figure 1c, the extent by which the depletion 
region penetrates the semiconductor can be controlled by varying VG from VG0 to VG2 (where 
VG0 represents the absence of an applied VG). With such modifications (VG + ΔVG), a small 
increase of VD will always be require to re-establish a new pinch-off point near the source 
edge (VDSAT0, VDSAT1, VDSAT2).  
Current transport in a fully depleted source can be sufficiently modelled using the 
thermionic-field emission model for a reverse bias Schottky diode made from a lightly doped 
semiconductor (Eq. 2) [33, 40]. 
 
      =   
∗      −  
(F      )
  
               (2) 
 
 
where IDSAT is the saturated drain current (equal to the reverse bias current for a Schottky 
diode), S is contact area, A is the Richardson’s constant, T is temperature, Fbh is the barrier 
height in the absence of interfacial anomalies, α is a tunnelling constant, ES (or Edep) is the 
electric field in the depletion region and k is Boltzmann’s constant. The product αES implies a 
barrier lowering mechanism, caused by interface anomalies and/or gate-field penetration 
inside the depleted source [31, 33, 41, 42]. The change in the electric field ΔEdep in the 
depletion region with VDSAT can be expressed as follows[33]: 
 
∆     ≈
∆     
    
          (3) 
 
where 
∆     =   
     
    
    ≅  
   [     ]
        
  ∙ 
    
    
               (4) 
 
where VDSAT and ddep represents the change in VDSAT with VDSAT, and effective depletion 
layer thickness, respectively.  
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Increasing VG beyond VT (VG≥VT) will enhance the conductance of the depleted segment 
directly beneath the source electrode. As shown in Figure 1d, this process ensures that 
injected carriers from source-to-channel always see a much thinner and lower barrier below 
the top of Fbh to tunnel via thermionic-field emission (denoted by ϕbh1 and ϕbh2) [33, 41]. As 
we show later in section 4, implementation of a reverse bias Schottky diode at source end of 
multi-channel Si NW devices leads to SGT-type operation. 
 
3.0  Experimental  
The undoped silicon NWs used in this work were synthesised by the supercritical-fluid-
liquid-solid (SFLS) method, as described elsewhere [19, 21, 24]. The NWs were processed as 
‘inks’ without further purification and low toxicity anisole solvent provided good dispersion 
stability after agitation in a sonic bath (~30min). We show in Figure 2a and 2b, a set of 
scanning electron microscope (SEM) images of the as-grown silicon nanowires. A number of 
SEM images were analysed, revealing the typical NW lengths and diameters were determined 
to be around ~5-40µm and 20-30nm, respectively (see Supporting Information Fig. S1 for 
diameter distribution, and Fig. S2 for typical transmission electron microscope (TEM) 
images). The anisole suspended Si NWs were applied onto clean Si/SiO2 substrates by spray 
coating at room temperature inside a dry N2 filled glovebox. The SiO2 was 230nm thick, high 
quality, thermally grown and acted as the gate insulator. The Si substrates were heavily doped 
(n++-Si) and conveniently served as a common back gate for the transistors. To ensure 
adequate deposition of the NWs during spray deposition, jetted mists of NW-anisole were 
directed towards SiO2/Si substrates, inclined at ~45o. The oblique incline of the NW 
formulation droplets on the substrates aided the alignment of the NWs.  
  
Figure 2 a-b) SEM images of the as grown Si NWs. c-d) SEM image showing a section of 
the 800µm wide channel with several Si NWs traversing device s/d contacts. e) Schematic 
representation of a nanowire transistor device. 
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After allowing the solvent to evaporate, a brief baking step was performed at  110oC (10 min, 
hotplate) under N2 ambient to improved NW adhesion. Deposited Si NWs were subsequently 
analysed by SEM, revealing typical NW density the substrates to be around ~700 NW/mm2 
after ~3 coating and drying steps. This density can easily be varied by controlling the NW 
density in anisole and the number of sequential coating steps. Standard photolithography was 
then used to deposit photoresist layers and to open windows in the resist layers covering NW 
substrates, thereby exposing the ends of several NWs. Substrates were subsequently 
immersing in dilute HF (~8%) solutions for up to 10 seconds to remove native oxides as well 
as any reaction intermediates from the exposed Si NW surfaces. This was followed by 
immersing substrates in DI-water and drying under dry N2 gas. Metallic electrodes were 
sputtered (JLS MPS 500 DC/AC magnetron sputtering system) onto exposed NW surfaces to 
form transistor source and drain contacts. To explore the FET and SGT devices behaviour in 
the present work, three types of multi-channel Si NW FETs were fabricated with varying 
contact potential barriers based on Au, Ni or W, as s/d contacts. Finished devices were 
annealed on a hotplate at around 250oC (10min) in N2 atmosphere to remove solvent residue 
and to improve metal-to-Si NW contact. This annealing step was not expected to form any 
known silicides, as these require much higher temperature treatments (typically > 350oC) [43-
45]. As shown in Figure 1c and 1d, completed devices contained several Si NWs in the 
channel. As we show in section 4, these top metallic electrodes afforded the maximum 
possible contact area whilst maintaining the integrity of the SGT design rule (gate-source 
overlap). 
 
4. 0 Results and discussions 
All current-voltage (I-V) measurements were performed with a custom built probe station 
under dry N2 ambient using a Keithley 4200 series semiconductor parameter analyzer. 
Variable temperature measurements were conducted with a Linkam stage inside dry N2 filled 
glovebox. Figure 3 shows typical I-V characteristics obtained at room temperature, including 
transfer (ID-VG) and output (ID-VD) scans exhibited by the three different device-types Au-
s/d, Ni-s/d and W-s/d contacts ( referred to as NW FET, NW SGT-type1 and NW SGT-type2, 
respectively, in the present work). It can be seen that all three types of transistors operated as 
p-channel accumulation mode devices.  
To enable full assessment of the fabricated NW SGTs, incorporating significant Schottky 
contact potential barriers, as well a reference NW FET, we first analysed the experimental 
transfer scans, where transistor key performance metrics, including threshold voltage VT, off-
state current Ioff, on-state current Ion, subthreshold slope s-s, and the effective carrier mobility 
µeff (based on the cylinder-on-infinite plate model) have been extracted, and presented in 
Table S2 (Supporting Information).  Important observations to note from the general 
progression of the experimental transfer scans are as follows. (i) Enhancement mode of 
operation (negative VT) attained by the NW FET and NW SGT-type1 devices [34]. The NW 
SGT-type2 device operated in a depletion mode, with a positive VT [34]. We note that the VT 
values should in theory be identical for the three devices however, since nearly all NW 
transistors operate as surface accumulation-type devices, small differences in surface 
adsorbed polar species and/or unavoidable surface contaminates are likely to result in 
different VT values [46, 47]. (ii) It can also be seen that the s-s parameter (Table S2, SI), 
which describes the degree of gate-channel modulation efficiency, shows that the gate-field 
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modulates the channel conductance in the NW FET more effectively [34, 48], with the lowest 
value of s-s = 0.6 V/dec. (iii) We also observe much higher µeff values in NW FETs, hinting 
at a certain degree of hole carrier injection/extraction efficiency, unimpeded by contact 
barriers (2 cm2/V-s for NW FET, 0.1cm2/V-s for NW SGT-type1 and 0.002cm2/V-s for NW 
SGT-type2). Unsurprisingly, carrier transport in the NW SGTs will be expected to be mostly 
controlled by the reverse bias source Schottky diodes. Hence, estimation of carrier mobility, 
using the standard FET model will be meaningless in such devices with high contact barriers. 
In theory, the channel length L in the NW SGTs can be scaled right down to the submicron 
range without introducing the undesirable effects associated with a standard FET with similar 
dimensions [31, 34, 36]. 
  
 
Figure 3  Current-voltage characteristics for the three types of Si NW transistors with Au, Ni 
and W source and drain contacts (NW FET, NW SGT-type1 and NW SGT-type2, 
respectively) and channel length L of 5μm.  a) Transfer characteristics for NW FET, NW 
SGT-type1 and NW SGT-type2.   b-d) Output characteristics for the same devices. 
 
A central focus of this work relates to the saturation characteristics exhibited by the devices, 
as shown in the output scans (Figure 3b-3d). Assuming that the metal contacts were deposited 
onto clean Si NW surfaces, free from interfacial anomalies, the upper limits for hole injection 
barriers (Fbh) can be derived from the difference between silicon valence band edge (5.17eV) 
and the metal contact work function (WF) [41, 48]. The work function for Au, Ni and W can 
be taken to be 5.1eV, 4.75eV, 4.6eV, respectively [41, 48]. Using this argument, theoretical 
Fbh of ~0.07eV, ~0.42eV and ~0.57eV can be estimated in the present devices [41]. The 
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systematic increase in the magnitude of drain currents with increasing s/d metal contact work 
function further confirms the different source contact barriers. From this data, it can be seen 
that the NW FET (Figure 3b) closely resembles a standard short channel FET with significant 
contact resistance, manifested as a non-linear current-voltage trend at low VD values (from 
0V to -5V). The saturation voltages for this device also follows the typical FET pinch-off rule 
(VDSAT = VG – VT), where the change in the saturation voltage with the gate voltage can be 
approximated close to unity (VDSAT/VG  0.73) [34]. Under identical biasing conditions, 
the NW SGTs demonstrate well defined ‘linear’ (at low VD) and saturation regimes (low and 
high VD, respectively), abruptly saturating very early and remaining flat over large drain 
voltage swings, beyond the saturation points. Extracted VDSAT/VG ratios of around 0.03 
(SGT-type2) and 0.02 (SGT-type2) were calculated. These values are approximately ~24 and 
37 times lower than that in the NW FET. Note that the present NW devices incorporate two 
Schottky diodes configured back-to-back at the contact regions. The small diameters of the 
NWs therefore allow the NWs to be fully depleted at the source end, at very low drain 
voltages. The overlap between the gate-source also affords effective gate field penetration 
inside the depletion region adjacent to the insulator interface (at the source edge). As a result, 
the amount of VD increase needed to pinch-off the reverse bias source with increasing VG can 
be very much smaller than a FET with near-zero contact barriers [31, 36, 38].  
NW SGT low power dissipation and high output impedance 
Examination of the output scans (Fig.3 c-d), shows that the saturation points in the NW SGTs 
occur at very low drain voltages from -0.5V to -2V, with exceptionally low dependence on 
the VG value. As a direct consequence of the early saturation characteristics, NW SGTs 
should in theory dissipate much lower power than an equivalent device with a near-zero 
source contact barriers [36, 38]. For example, a doubling of IDSAT is attained at the expense of 
a large increase in VDSAT (>10V) for the Si NW FET (Fig. 3b), whereas the NW SGTs (type1 
and type2) in Figure 3c and 3d can be biased for double IDSAT with minimal increase of VDSAT 
(<0.5V). The series voltage drop across the device (ΔVDSAT), which does not vary 
significantly with increasing IDSAT of SGTs, represents an important energy-efficiency in 
analogue circuits (drivers, amplifiers, data converters, sensor front-ends etc.). Even when 
generating the same level of drain current as a standard FET, SGTs demonstrate much better 
energy efficiency, due to the characteristically lower VDSAT values (P=IDSAT × VDSAT, where P 
is power) [49].  A simple comparison of the transistor estimated power consumption (e.g. at 
Vg=-40V, Figs.3b, 3d) demonstrated with our devices, assuming negligible power loss at the 
gate, demonstrates 103 times lower power consumed by NW SGT type 2 device of P=90nW 
(IDSAT ~60nA, VDSAT=-1.5V) as compared to the NW FET device with P=110µW (IDSAT 
~5.5µA, VDSAT ~ -20). 
High output impedances (flat saturated output characteristics) are also realised as a result of 
the exceptionally early and stable VDSAT [31]. Another important parameter dictating 
transistor performance is the intrinsic gain Av (=gm/gd, where gd is output conductance ≈ 
∂ID/∂VD) [34]. High Av is normally desirable in applications that require high output 
impedance and good current stability (transducers, pixel drivers in active backplanes, logic 
gates; and micro/nanoelectromechanical systems etc.). Consequently, this can only be 
achieved in a classical FET at comparatively higher drain voltages, able to pinch-off the drain 
end of the channel [34]. For the present NW SGTs, we obtain Av values of around 40 (NW 
SGT-type1) and 115 (NW SGT-type2), which are ~10 and 28 times higher than that the 
present NW FET (Av ~4.3). 
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5. Nanowire source-gated transistor operation 
In this section, we examine in more detail, the operation of the NW SGT and the mechanism 
leading to the abrupt drain current-voltage saturation characteristics. Figure 4 shows the 
cross-sectional transmission electron microscope (TEM) image of the source-NW-SiO2 
profile, along with the corresponding schematics for this region under various biasing 
conditions. Careful assessment of the TEM micrograph (Figure 4a and 4b) shows that the 
source contact follows an Ω-shape profile around the surface of the Si NW. Whilst this three-
dimensional nature of the contact differs from a planar thin-film transistor configuration, the 
portion of the NW beneath the source electrode is still able to experience the gate-field via 
the SiO2 insulator and thus validates the SGT design rule. We illustrate the formation of an 
almost fully depleted region under the source electrode at various biasing conditions using 
schematics shown in Figure 4c-4e. To aid the description of the NW SGT operation, we 
initially assume that a conduction path is already in existence (at VG=VT), as shown in Figure 
4c. As a result of the energetic mismatch between source metal work function and valence 
band edge of the Si NW channel elements, a natural depletion layer is expected to be formed 
inside the Si NWs directly adjacent to the source electrode interface, even in the absence of 
an applied VD. A small increase of VD (0<VD<Vpinch) immediately extends the depletion 
region away from the source-Si NW interface and towards the gate insulator interface (Figure 
4d), similar to the operation of a Schottky diode under reverse bias conditions [41,48]. Owing 
to the small diameter of the Si NWs, sufficient VD (=Vpinch) fully depletes the portion of the 
Si NW beneath the source electrode (Figure 4e). The drain current saturates and a constant 
electric field, for a given VG, is maintained inside the depletion region with further increase 
of VD. This mechanism sufficiently explains the very ‘flat’ and stable IDSAT observed in the 
experimental output scans of the NW SGTs (Figure 3c-3d). Under these biasing conditions, 
the source barrier effectively controls the supply of charge carriers injected into the channel 
and any increase of VG beyond VT (VG) modifies the depletion envelope in a manner that a 
small increase of VD (VD) will always be needed to establish a new pinch-off [31, 33, 36]. 
This VD will ultimately increase the electric field in the depleted source region, leading to 
the creation of a much thinner barrier for charge carrier tunnelling (Figure 1b-1d).  
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Figure 4 a-b) Cross-sectional TEM image of the source-NW-SiO2 profile in the NW 
transistors. A ~30nm diameter nanowire is effectively sandwiched between the source and 
the SiO2 insulator in (b). c) Depletion envelope beneath  the Schottky source-Si NW interface 
at VD=0V, VG=VT.  d) Gradual extention of the depletion region for 0 < VD < VDSAT (=Vpinch) 
at VG=VT. e) Source pinch-off at VD = VDSAT =Vpinch. Arrows represent the electric field 
strength inside the depleted NW. 
 
To estimate the depletion layer thickness ddep in the NWs we can differentiate Eq. 1 with 
respect to VG to obtain the expression for the effective ddep (see supporting information for 
the derivation of ddep, equations S1-S7). Substituting the numerical values for ΔVSAT/ΔVG 
ratios of ~0.03 (NW SGT-type1) and ~0.02 (NW SGT-type2) in the Eq. S7, we find the 
effective depletion layer thickness in the nanowire to be  ~28nm  for NW SGT-type1 and 
24nm for NW SGT-type2 devices. These values correlate well with the average Si NW 
diameter (~30nm), and hence the findings confirm the fully depleted NW hypothesis 
proposed.  
Using  the ddep and the VDSAT values and Eq. 4, the electric field Edep in the depleted source 
region was found to vary from ~1.8x105 V/cm to ~7x105 V/cm  in the NW SGT-type1 device 
and from ~1.7x105/cm to ~6x105/cm in NW SGT-type2 transistor for gate voltages values 
from VG = 0V to -60V. Crucially, such values are sufficient to induce quantum mechanical 
tunnelling of charge carriers below the top of the reverse bias Schottky barrier [33, 41]. 
Assuming a uniform emission of charge carrier tunnelling through the source barrier, 
substitution of Eq. 4 (for Edep) into Eq. 2 yields an expression for effective barrier tunnelling 
constant α  ≈
  
     
 
        
   
      
   
     . From our experimental data, α can be estimated to 
be around 1.4 nm (NW SGT-type1) and 0.8 nm (NW SGT-type2). Typical published values 
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for α in n-type bulk silicon ranges from 2 nm and 5 nm[48].  However, since hole carriers 
have higher effective mass than electrons, one can expected lower values of α, as are indeed 
estimated for our devices. Conversely, unavoidable interfacial layers are also expected to 
lower the effective barrier tunnelling constant α value [50]. 
 
6.0 Gate-induced Schottky barrier lowering  
Whilst rigorous treatment of NW transistor’s I-V characteristics require knowledge of the 
exact transport processes at the metal-NW interface, some simplification to the SGT model 
can be made in terms of barrier height extraction. We can assume that ID is mostly dominated 
by quantum mechanical tunnelling just below the top of an ‘effective’ triangular potential 
barrier and that the channel conductance is always higher than that of the depleted portions of 
the NWs closest to the source electrode. By examining the thermally activated drain current 
at various substrate temperatures and extracting the current magnitude at a fixed VD value, we 
can obtain a full description of the barrier height as well as the barrier height lowering for the 
devices at various gate voltages. Variable temperature I-V measurements were conducted for 
all three devices under N2 atmosphere and at different VG values.  The progression of ID with 
temperature was then modelled using an Arrhenius expression of the form:    =        −
 
  
      (where Io is a constant prefactor and Ea is the activation energy) [33]. From this 
temperature dependence, activation energies Ea (regarded as an effective barrier height) were 
extracted from the slope  
∆  
∆ 1      
    of the experimental data, represented as lnID vs. 
1/kT, as shown in Fig. 5.  To collect the experimental data, the transistor output scans were 
measured for the temperature range between ∼300K and 450K. Transfer characteristics at 
different temperatures are presented in Figure S3 (SI). The magnitude of ID at -6V (VD) was 
then extracted for different VG values. We acknowledge that at VD = -6V, the ID in the NW 
SGTs were well within the saturated regime (Figure 3c and 3d); however, this was not the 
case for the NW FET (see Figure 3b). Figure 5 summarises the data for FET and SGT types 
of devices for gate voltages from VG = 0V to -60V (in -20V steps). Firstly, it can be seen that 
both SGT types of transistors demonstrated a strong temperature dependence, whereas the 
FET showed a very weak temperature behaviour. The progression of ID for the NW FET at 
VG = 0V  (Fig 5a) is characterised by a small negative slope, corresponding to positive Ea (or 
ϕ’bn) of around 0.1eV. This barrier subsequently vanishes with increasing VG, becoming 
negative (-0.1eV) at higher VG values. From this observation, we can conclude that current 
transport in this device is mostly controlled by the channel; similar to a FET with a near-zero 
source contact barrier, where phonon scattering reduces charge carrier mobility at higher 
temperatures [34, 48]. 
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Figure 5   lnID vs. 1/kT plots for the NW transistors for 300K to 450K temperature range.  
a) NW FET with Au-s/d contacts, b) NW SGT-type1 with Ni-s/d contacts,  and c) SGT-type2 
with W-s/d contacts. d) Extracted barrier heights ϕ'bn (or activation energy Ea) and Edep as a 
function of VG for the NW SGTs. 
 
The saturated drain currents for the NW SGTs (Fig. 5b-5c) exhibited negative slopes at all VG 
biases. For these devices, Ea values were calculated to be 0.34eV (NW SGT-type1, Ni-s/d) 
and 0.38eV (NW SGT-typ2, W-s/d) at VG=0V. These values are somewhat lower than the 
theoretical Schottky barrier heights in lightly doped p-type Si with Ni or W Schottky 
contacts, presumably due to the presence of defective band-states situated within the native 
oxides (at the source-Si NW interface) and/or the voltage dependence nature of reverse bias 
Schottky barrier heights [42, 48, 51].  Crucially, as shown in Figure 5b-5c, the slopes of ID 
progression is systematically lowered with increasing VG to around ~0.13eV (NW SGT-
type1) and 0.18eV (NW SGT-type2) at VG=-60V. This behaviour of the devices confirms the 
predicted effective barrier lowering at higher gate fields.  
To further illustrate the gate-induced barrier lowering, we show in Figure 5d, the extracted 
ϕ'bn and Edep vs. VG for the NW SGTs. It can be observed that increasing the magnitude of VG 
also increases the electric field inside the depleted source region of the transistor, promoting 
the tunnelling component of the current due to the reduced depletion width. This  has the 
effect of lowering ϕ’bn at rate of ~3meV/VG. This behaviour of IDSAT empirically confirms 
that the sources Schottky barrier is indeed lowered by the gate field in the NW SGTs with Ni 
and W  Schottky contacts.  
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7.0  Numerical simulations 
In support of the experimental measurements, we have conducted 2-D numerical simulations 
with Silvaco Atlas using a thin-film approximation of the structure. The Si NWs which 
formed device channels were collectively described as a 25nm-thick thin-film of lightly 
doped p-type silicon with low defect density. A SiO2 layer of around 230nm thickness 
separated the semiconductor from the gate electrode and the channel length was set at 2.5µm. 
The Schottky barrier model was then used to describe the source contact, with the height of 
the source barrier being set at: 0.19eV, 0.37eV and 0.72eV. Electrical characteristics, 
computed using this 2-D approximation can be found in Figure 6. The transfer characteristics 
(Fig. 6a) show good modulation of ID by the gate field. Predictably, the simulation for the 
lowest barrier yields much higher ID, whilst higher barriers produce lower currents. 
 
Figure 6  Simulated transfer (a) and output (b-d) characteristics for  thin-film structures 
approximating the NW FET (b) and NW SGTs (c-d). The Schottky barrier heights at the 
source have been set to set at 0.19eV, 0.37eV and 0.72eV for holes. 
 
The family of output scans in Figures 6c-6d also reveal very weakly dependent IDSAT with 
increasing VG, consistent with the measured data (Figure 3c-3d). Concurrently, we also 
observe very low drain field (due to applied VD) dependence of IDSAT (low output 
conductance) for the simulated structures with the high source barriers (Figure 6c-6d). The 
simulated structure with the lowest source barrier shows no obvious saturation within the 
measured VG range (Figure 6b), as expected for a conventional FET.  
The barrier lowering caused by the gate field for the simulated structures is shown in Figure 
7. It is evident from the data that the increasing gate field lowers the source barrier height 
ϕ’bh, in agreement with the measured data (Fig. 5). By extrapolating this trend to the extreme 
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case for the lowest source barrier (0.1eV for the measured NW FET with Au-s/d contacts) 
being pulled down by the gate field, the activation energy can become negative (Fig. 5a), 
hinting at the fact that the barrier has stopped being the factor which controls the mechanism 
for charge carrier injection, and the structure operates as a conventional FET [34].  
We acknowledge that the numerical simulations of planar structures only represent a first-
order approximation of the fabricated device geometry. However, it provides a model for the 
physical processes involved, which is in good agreement with the experimental data. 
 
Figure 7  Activation energy of the drain current vs. applied gate bias for the simulated 
structures for three source-barrier heights (0.19eV, 0.37eV and 0.72eV at zero VG). The 
effective barrier height decreases with applied gate field.  
 
 
8.0  Conclusions 
Source-gated transistors (SGT) were demonstrated using room temperature spray deposited 
silicon nanowire (Si NW) arrays. The NW SGTs were configured as bottom-gate top-contact 
structures with Schottky source-drain (s/d) contacts using Ni or W metals separately. The Si 
NW SGTs showed strong pinch-off, which occurred first at the source, leading to 
exceptionally early drain current-voltage saturation (IDSAT-VDSAT) characteristics, very 
weakly dependent on the applied gate voltage. The early current saturation of the Si NW 
SGTs provides a number of attractive features for low electrical power applications, 
compared to a reference device with low contact barriers: very low power dissipation; high 
output impedance and very large gains. The NW SGTs collectively showed comparatively 
lower on-state currents less than 0.6µA and on/off current ratios between 104 and 105. The 
behaviour of a reference NW FET device with Au s/d contacts resembled a classical short 
channel transistor with significant contact resistance, and with saturation points that were 
well beyond the measurement range (up to -20V). Under identical biasing conditions, the NW 
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SGTs demonstrated very well defined linear and saturation regimes, abruptly saturating at  -
0.5V to -2V drain voltage. Even at the highest VG =-60V, the SGT devices saturated at less 
than -2V VD.  Changes in VDSAT with VG (∆VDSAT/∆VG) for the NW SGTs were found to be 
around ~24 and 37 times lower than the reference FET device.  
In regards to SGT device operation, the fabricated device geometry incorporated significant 
gate-source overlap, allowing effective manipulation of the source barrier by the gate field. 
The barrier lowering mechanism was confirmed for the NW SGTs through activation energy 
(Ea) measurements at varying gate voltages. The gate-field increase from VG = 0 to -60V 
reduced the barrier from 0.34eV to 0.1eV in the Ni-s/d contact NW SGT, and from 0.38eV to 
0.18eV in the W-s/d contact NW SGT.  
2D numerical simulations successfully reproduced experimentally observed current 
behaviour for the NW SGTs including very early, abrupt and flat saturation characteristics, 
weakly dependent on the applied VG. The very small VD needed to for saturation, coupled 
with the extremely flat IDSAT characteristics makes NW SGTs ideal for applications, including 
energy management circuits for low power autonomous sensors; wearable electronics as well 
as low power analogue circuits.  
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Table S1 Comparison of operational principles for a traditional FET and a source-gated FET.  
W = channel width in a conventional thin-film transistor and all other parameters are defied 
in the main text 
Field-effect transistors  Source-gated transistors  
  
VSAT scales with VG  VSAT shows weak dependence on VG  
Suffers from short channel effects  Excellent for short channel  
Require thinner dielectrics for short channel 
devices  (maintain constant field)  
Can work with short channels  and thick 
insulators 
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Figure S1   Distribution of nanowire diameters showing how often particular range of 
diameters is appearing in typical TEM images of the Si nanowires. 
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Figure S2 Annotated transmission electron microscope images of the Si NWs used in this 
work. As can be seen in both images, crystalline Si NW cores were surrounded by thick 
amorphous shells composed mainly of SiOx and amorphous organic reaction intermediates. 
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Figure S3 Transfer scans as a function of substrate temperature for a)  NW FET (Au-s/d), b) 
NW SGT-type1 (Ni-s/d) and c) NW SGT-type2 (W-s/d).  VD=-6V for all measurements. 
 
 
Table S2 Key transistor performance metrics for the nanowire transistors:  NW FET (Au-
s/d), NW SGT-type1 (Ni-s/d), and NW SGT-type2 (W-s/d). Source of data: transfer 
characteristics, Fig.3a, (main text). 
Device VT  
(V) 
Ioff  
(pA) 
Ion 
(µA) 
On/off 
ratio 
s-s  
(V/dec) 
µeff 
(cm2V-1s-1) 
1  (Au-s/d) -1 1.5 5.5 4×106 0.6 2 
2 (Ni-s/d) -5 2 0.2 105 3.1 0.1 
3 (W-s/d) 10 2 0.05 3×104 2.9 0.02 
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Figure S4 Temperature dependence of the transconductance gm (∂ID/∂VG) plots for a) Au-s/d, 
b) Ni-s/d, c) W-s/d. d) Arrhenius plot of lngm vs. 1/kT for the same devices. The NW FET 
device (Au-s/d) is characterised by a negative Ea as a result of phonon scattering in the multi-
NW channel. The NW SGTs (Ni- and W-s/d) both exhibit positive Ea in the NW SGTs. 
Charge carriers (holes in the present case) overcome the source barrier with increasing 
temperature, resulting in an increase of gm. 
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Figure S5 VDSAT/VG vs. temperature (in oC) measured for the Ni-s/d and W-s/d contact 
devices. VSAT/VG remains fairly stable in the NW SGTs throughout the temperature range. 
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where, VDSAT is saturation voltage, Cox gate oxide capacitance (per unit area or per unit length 
for NW case), VG is gate voltage, VT is threshold voltage, Cdep is effective depletion layer 
capacitance (per unit area or per unit length), εo is absolute permittivity, εox is the dielectric 
constant of the gate dielectric, εSi NW is the dielectric constant of the Si Si NWs and tox is the 
gate dielectric thickness. 
 
 
